123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563 |
- /*
- * Distributed under the Boost Software License, Version 1.0.
- * (See accompanying file LICENSE_1_0.txt or copy at
- * http://www.boost.org/LICENSE_1_0.txt)
- *
- * Copyright (c) 2009 Helge Bahmann
- * Copyright (c) 2012 Tim Blechmann
- * Copyright (c) 2014 Andrey Semashev
- */
- /*!
- * \file atomic/detail/ops_gcc_x86.hpp
- *
- * This header contains implementation of the \c operations template.
- */
- #ifndef BOOST_ATOMIC_DETAIL_OPS_GCC_X86_HPP_INCLUDED_
- #define BOOST_ATOMIC_DETAIL_OPS_GCC_X86_HPP_INCLUDED_
- #include <cstddef>
- #include <boost/memory_order.hpp>
- #include <boost/atomic/detail/config.hpp>
- #include <boost/atomic/detail/storage_type.hpp>
- #include <boost/atomic/detail/operations_fwd.hpp>
- #include <boost/atomic/capabilities.hpp>
- #if defined(BOOST_ATOMIC_DETAIL_X86_HAS_CMPXCHG8B) || defined(BOOST_ATOMIC_DETAIL_X86_HAS_CMPXCHG16B)
- #include <boost/atomic/detail/ops_gcc_x86_dcas.hpp>
- #include <boost/atomic/detail/ops_cas_based.hpp>
- #endif
- #ifdef BOOST_HAS_PRAGMA_ONCE
- #pragma once
- #endif
- namespace boost {
- namespace atomics {
- namespace detail {
- struct gcc_x86_operations_base
- {
- static BOOST_CONSTEXPR_OR_CONST bool full_cas_based = false;
- static BOOST_CONSTEXPR_OR_CONST bool is_always_lock_free = true;
- static BOOST_FORCEINLINE void fence_before(memory_order order) BOOST_NOEXCEPT
- {
- if ((static_cast< unsigned int >(order) & static_cast< unsigned int >(memory_order_release)) != 0u)
- __asm__ __volatile__ ("" ::: "memory");
- }
- static BOOST_FORCEINLINE void fence_after(memory_order order) BOOST_NOEXCEPT
- {
- if ((static_cast< unsigned int >(order) & (static_cast< unsigned int >(memory_order_consume) | static_cast< unsigned int >(memory_order_acquire))) != 0u)
- __asm__ __volatile__ ("" ::: "memory");
- }
- };
- template< std::size_t Size, bool Signed, typename Derived >
- struct gcc_x86_operations :
- public gcc_x86_operations_base
- {
- typedef typename make_storage_type< Size >::type storage_type;
- static BOOST_FORCEINLINE void store(storage_type volatile& storage, storage_type v, memory_order order) BOOST_NOEXCEPT
- {
- if (order != memory_order_seq_cst)
- {
- fence_before(order);
- storage = v;
- fence_after(order);
- }
- else
- {
- Derived::exchange(storage, v, order);
- }
- }
- static BOOST_FORCEINLINE storage_type load(storage_type const volatile& storage, memory_order order) BOOST_NOEXCEPT
- {
- storage_type v = storage;
- fence_after(order);
- return v;
- }
- static BOOST_FORCEINLINE storage_type fetch_sub(storage_type volatile& storage, storage_type v, memory_order order) BOOST_NOEXCEPT
- {
- return Derived::fetch_add(storage, -v, order);
- }
- static BOOST_FORCEINLINE bool compare_exchange_weak(
- storage_type volatile& storage, storage_type& expected, storage_type desired, memory_order success_order, memory_order failure_order) BOOST_NOEXCEPT
- {
- return Derived::compare_exchange_strong(storage, expected, desired, success_order, failure_order);
- }
- static BOOST_FORCEINLINE bool test_and_set(storage_type volatile& storage, memory_order order) BOOST_NOEXCEPT
- {
- return !!Derived::exchange(storage, (storage_type)1, order);
- }
- static BOOST_FORCEINLINE void clear(storage_type volatile& storage, memory_order order) BOOST_NOEXCEPT
- {
- store(storage, (storage_type)0, order);
- }
- };
- template< bool Signed >
- struct operations< 1u, Signed > :
- public gcc_x86_operations< 1u, Signed, operations< 1u, Signed > >
- {
- typedef gcc_x86_operations< 1u, Signed, operations< 1u, Signed > > base_type;
- typedef typename base_type::storage_type storage_type;
- typedef typename make_storage_type< 1u >::aligned aligned_storage_type;
- typedef typename make_storage_type< 4u >::type temp_storage_type;
- static BOOST_CONSTEXPR_OR_CONST std::size_t storage_size = 1u;
- static BOOST_CONSTEXPR_OR_CONST bool is_signed = Signed;
- static BOOST_FORCEINLINE storage_type fetch_add(storage_type volatile& storage, storage_type v, memory_order) BOOST_NOEXCEPT
- {
- __asm__ __volatile__
- (
- "lock; xaddb %0, %1"
- : "+q" (v), "+m" (storage)
- :
- : BOOST_ATOMIC_DETAIL_ASM_CLOBBER_CC_COMMA "memory"
- );
- return v;
- }
- static BOOST_FORCEINLINE storage_type exchange(storage_type volatile& storage, storage_type v, memory_order) BOOST_NOEXCEPT
- {
- __asm__ __volatile__
- (
- "xchgb %0, %1"
- : "+q" (v), "+m" (storage)
- :
- : "memory"
- );
- return v;
- }
- static BOOST_FORCEINLINE bool compare_exchange_strong(
- storage_type volatile& storage, storage_type& expected, storage_type desired, memory_order, memory_order) BOOST_NOEXCEPT
- {
- storage_type previous = expected;
- bool success;
- #if defined(BOOST_ATOMIC_DETAIL_ASM_HAS_FLAG_OUTPUTS)
- __asm__ __volatile__
- (
- "lock; cmpxchgb %3, %1"
- : "+a" (previous), "+m" (storage), "=@ccz" (success)
- : "q" (desired)
- : BOOST_ATOMIC_DETAIL_ASM_CLOBBER_CC_COMMA "memory"
- );
- #else // defined(BOOST_ATOMIC_DETAIL_ASM_HAS_FLAG_OUTPUTS)
- __asm__ __volatile__
- (
- "lock; cmpxchgb %3, %1\n\t"
- "sete %2"
- : "+a" (previous), "+m" (storage), "=q" (success)
- : "q" (desired)
- : BOOST_ATOMIC_DETAIL_ASM_CLOBBER_CC_COMMA "memory"
- );
- #endif // defined(BOOST_ATOMIC_DETAIL_ASM_HAS_FLAG_OUTPUTS)
- expected = previous;
- return success;
- }
- #define BOOST_ATOMIC_DETAIL_CAS_LOOP(op, argument, result)\
- temp_storage_type new_val;\
- __asm__ __volatile__\
- (\
- ".align 16\n\t"\
- "1: mov %[arg], %2\n\t"\
- op " %%al, %b2\n\t"\
- "lock; cmpxchgb %b2, %[storage]\n\t"\
- "jne 1b"\
- : [res] "+a" (result), [storage] "+m" (storage), "=&q" (new_val)\
- : [arg] "ir" ((temp_storage_type)argument)\
- : BOOST_ATOMIC_DETAIL_ASM_CLOBBER_CC_COMMA "memory"\
- )
- static BOOST_FORCEINLINE storage_type fetch_and(storage_type volatile& storage, storage_type v, memory_order) BOOST_NOEXCEPT
- {
- storage_type res = storage;
- BOOST_ATOMIC_DETAIL_CAS_LOOP("andb", v, res);
- return res;
- }
- static BOOST_FORCEINLINE storage_type fetch_or(storage_type volatile& storage, storage_type v, memory_order) BOOST_NOEXCEPT
- {
- storage_type res = storage;
- BOOST_ATOMIC_DETAIL_CAS_LOOP("orb", v, res);
- return res;
- }
- static BOOST_FORCEINLINE storage_type fetch_xor(storage_type volatile& storage, storage_type v, memory_order) BOOST_NOEXCEPT
- {
- storage_type res = storage;
- BOOST_ATOMIC_DETAIL_CAS_LOOP("xorb", v, res);
- return res;
- }
- #undef BOOST_ATOMIC_DETAIL_CAS_LOOP
- };
- template< bool Signed >
- struct operations< 2u, Signed > :
- public gcc_x86_operations< 2u, Signed, operations< 2u, Signed > >
- {
- typedef gcc_x86_operations< 2u, Signed, operations< 2u, Signed > > base_type;
- typedef typename base_type::storage_type storage_type;
- typedef typename make_storage_type< 2u >::aligned aligned_storage_type;
- typedef typename make_storage_type< 4u >::type temp_storage_type;
- static BOOST_CONSTEXPR_OR_CONST std::size_t storage_size = 2u;
- static BOOST_CONSTEXPR_OR_CONST bool is_signed = Signed;
- static BOOST_FORCEINLINE storage_type fetch_add(storage_type volatile& storage, storage_type v, memory_order) BOOST_NOEXCEPT
- {
- __asm__ __volatile__
- (
- "lock; xaddw %0, %1"
- : "+q" (v), "+m" (storage)
- :
- : BOOST_ATOMIC_DETAIL_ASM_CLOBBER_CC_COMMA "memory"
- );
- return v;
- }
- static BOOST_FORCEINLINE storage_type exchange(storage_type volatile& storage, storage_type v, memory_order) BOOST_NOEXCEPT
- {
- __asm__ __volatile__
- (
- "xchgw %0, %1"
- : "+q" (v), "+m" (storage)
- :
- : "memory"
- );
- return v;
- }
- static BOOST_FORCEINLINE bool compare_exchange_strong(
- storage_type volatile& storage, storage_type& expected, storage_type desired, memory_order, memory_order) BOOST_NOEXCEPT
- {
- storage_type previous = expected;
- bool success;
- #if defined(BOOST_ATOMIC_DETAIL_ASM_HAS_FLAG_OUTPUTS)
- __asm__ __volatile__
- (
- "lock; cmpxchgw %3, %1"
- : "+a" (previous), "+m" (storage), "=@ccz" (success)
- : "q" (desired)
- : BOOST_ATOMIC_DETAIL_ASM_CLOBBER_CC_COMMA "memory"
- );
- #else // defined(BOOST_ATOMIC_DETAIL_ASM_HAS_FLAG_OUTPUTS)
- __asm__ __volatile__
- (
- "lock; cmpxchgw %3, %1\n\t"
- "sete %2"
- : "+a" (previous), "+m" (storage), "=q" (success)
- : "q" (desired)
- : BOOST_ATOMIC_DETAIL_ASM_CLOBBER_CC_COMMA "memory"
- );
- #endif // defined(BOOST_ATOMIC_DETAIL_ASM_HAS_FLAG_OUTPUTS)
- expected = previous;
- return success;
- }
- #define BOOST_ATOMIC_DETAIL_CAS_LOOP(op, argument, result)\
- temp_storage_type new_val;\
- __asm__ __volatile__\
- (\
- ".align 16\n\t"\
- "1: mov %[arg], %2\n\t"\
- op " %%ax, %w2\n\t"\
- "lock; cmpxchgw %w2, %[storage]\n\t"\
- "jne 1b"\
- : [res] "+a" (result), [storage] "+m" (storage), "=&q" (new_val)\
- : [arg] "ir" ((temp_storage_type)argument)\
- : BOOST_ATOMIC_DETAIL_ASM_CLOBBER_CC_COMMA "memory"\
- )
- static BOOST_FORCEINLINE storage_type fetch_and(storage_type volatile& storage, storage_type v, memory_order) BOOST_NOEXCEPT
- {
- storage_type res = storage;
- BOOST_ATOMIC_DETAIL_CAS_LOOP("andw", v, res);
- return res;
- }
- static BOOST_FORCEINLINE storage_type fetch_or(storage_type volatile& storage, storage_type v, memory_order) BOOST_NOEXCEPT
- {
- storage_type res = storage;
- BOOST_ATOMIC_DETAIL_CAS_LOOP("orw", v, res);
- return res;
- }
- static BOOST_FORCEINLINE storage_type fetch_xor(storage_type volatile& storage, storage_type v, memory_order) BOOST_NOEXCEPT
- {
- storage_type res = storage;
- BOOST_ATOMIC_DETAIL_CAS_LOOP("xorw", v, res);
- return res;
- }
- #undef BOOST_ATOMIC_DETAIL_CAS_LOOP
- };
- template< bool Signed >
- struct operations< 4u, Signed > :
- public gcc_x86_operations< 4u, Signed, operations< 4u, Signed > >
- {
- typedef gcc_x86_operations< 4u, Signed, operations< 4u, Signed > > base_type;
- typedef typename base_type::storage_type storage_type;
- typedef typename make_storage_type< 4u >::aligned aligned_storage_type;
- static BOOST_CONSTEXPR_OR_CONST std::size_t storage_size = 4u;
- static BOOST_CONSTEXPR_OR_CONST bool is_signed = Signed;
- static BOOST_FORCEINLINE storage_type fetch_add(storage_type volatile& storage, storage_type v, memory_order) BOOST_NOEXCEPT
- {
- __asm__ __volatile__
- (
- "lock; xaddl %0, %1"
- : "+r" (v), "+m" (storage)
- :
- : BOOST_ATOMIC_DETAIL_ASM_CLOBBER_CC_COMMA "memory"
- );
- return v;
- }
- static BOOST_FORCEINLINE storage_type exchange(storage_type volatile& storage, storage_type v, memory_order) BOOST_NOEXCEPT
- {
- __asm__ __volatile__
- (
- "xchgl %0, %1"
- : "+r" (v), "+m" (storage)
- :
- : "memory"
- );
- return v;
- }
- static BOOST_FORCEINLINE bool compare_exchange_strong(
- storage_type volatile& storage, storage_type& expected, storage_type desired, memory_order, memory_order) BOOST_NOEXCEPT
- {
- storage_type previous = expected;
- bool success;
- #if defined(BOOST_ATOMIC_DETAIL_ASM_HAS_FLAG_OUTPUTS)
- __asm__ __volatile__
- (
- "lock; cmpxchgl %3, %1"
- : "+a" (previous), "+m" (storage), "=@ccz" (success)
- : "r" (desired)
- : BOOST_ATOMIC_DETAIL_ASM_CLOBBER_CC_COMMA "memory"
- );
- #else // defined(BOOST_ATOMIC_DETAIL_ASM_HAS_FLAG_OUTPUTS)
- __asm__ __volatile__
- (
- "lock; cmpxchgl %3, %1\n\t"
- "sete %2"
- : "+a" (previous), "+m" (storage), "=q" (success)
- : "r" (desired)
- : BOOST_ATOMIC_DETAIL_ASM_CLOBBER_CC_COMMA "memory"
- );
- #endif // defined(BOOST_ATOMIC_DETAIL_ASM_HAS_FLAG_OUTPUTS)
- expected = previous;
- return success;
- }
- #define BOOST_ATOMIC_DETAIL_CAS_LOOP(op, argument, result)\
- storage_type new_val;\
- __asm__ __volatile__\
- (\
- ".align 16\n\t"\
- "1: mov %[arg], %[new_val]\n\t"\
- op " %%eax, %[new_val]\n\t"\
- "lock; cmpxchgl %[new_val], %[storage]\n\t"\
- "jne 1b"\
- : [res] "+a" (result), [storage] "+m" (storage), [new_val] "=&r" (new_val)\
- : [arg] "ir" (argument)\
- : BOOST_ATOMIC_DETAIL_ASM_CLOBBER_CC_COMMA "memory"\
- )
- static BOOST_FORCEINLINE storage_type fetch_and(storage_type volatile& storage, storage_type v, memory_order) BOOST_NOEXCEPT
- {
- storage_type res = storage;
- BOOST_ATOMIC_DETAIL_CAS_LOOP("andl", v, res);
- return res;
- }
- static BOOST_FORCEINLINE storage_type fetch_or(storage_type volatile& storage, storage_type v, memory_order) BOOST_NOEXCEPT
- {
- storage_type res = storage;
- BOOST_ATOMIC_DETAIL_CAS_LOOP("orl", v, res);
- return res;
- }
- static BOOST_FORCEINLINE storage_type fetch_xor(storage_type volatile& storage, storage_type v, memory_order) BOOST_NOEXCEPT
- {
- storage_type res = storage;
- BOOST_ATOMIC_DETAIL_CAS_LOOP("xorl", v, res);
- return res;
- }
- #undef BOOST_ATOMIC_DETAIL_CAS_LOOP
- };
- #if defined(BOOST_ATOMIC_DETAIL_X86_HAS_CMPXCHG8B)
- template< bool Signed >
- struct operations< 8u, Signed > :
- public cas_based_operations< gcc_dcas_x86< Signed > >
- {
- static BOOST_CONSTEXPR_OR_CONST std::size_t storage_size = 8u;
- static BOOST_CONSTEXPR_OR_CONST bool is_signed = Signed;
- };
- #elif defined(__x86_64__)
- template< bool Signed >
- struct operations< 8u, Signed > :
- public gcc_x86_operations< 8u, Signed, operations< 8u, Signed > >
- {
- typedef gcc_x86_operations< 8u, Signed, operations< 8u, Signed > > base_type;
- typedef typename base_type::storage_type storage_type;
- typedef typename make_storage_type< 8u >::aligned aligned_storage_type;
- static BOOST_CONSTEXPR_OR_CONST std::size_t storage_size = 8u;
- static BOOST_CONSTEXPR_OR_CONST bool is_signed = Signed;
- static BOOST_FORCEINLINE storage_type fetch_add(storage_type volatile& storage, storage_type v, memory_order) BOOST_NOEXCEPT
- {
- __asm__ __volatile__
- (
- "lock; xaddq %0, %1"
- : "+r" (v), "+m" (storage)
- :
- : BOOST_ATOMIC_DETAIL_ASM_CLOBBER_CC_COMMA "memory"
- );
- return v;
- }
- static BOOST_FORCEINLINE storage_type exchange(storage_type volatile& storage, storage_type v, memory_order) BOOST_NOEXCEPT
- {
- __asm__ __volatile__
- (
- "xchgq %0, %1"
- : "+r" (v), "+m" (storage)
- :
- : "memory"
- );
- return v;
- }
- static BOOST_FORCEINLINE bool compare_exchange_strong(
- storage_type volatile& storage, storage_type& expected, storage_type desired, memory_order, memory_order) BOOST_NOEXCEPT
- {
- storage_type previous = expected;
- bool success;
- #if defined(BOOST_ATOMIC_DETAIL_ASM_HAS_FLAG_OUTPUTS)
- __asm__ __volatile__
- (
- "lock; cmpxchgq %3, %1"
- : "+a" (previous), "+m" (storage), "=@ccz" (success)
- : "r" (desired)
- : BOOST_ATOMIC_DETAIL_ASM_CLOBBER_CC_COMMA "memory"
- );
- #else // defined(BOOST_ATOMIC_DETAIL_ASM_HAS_FLAG_OUTPUTS)
- __asm__ __volatile__
- (
- "lock; cmpxchgq %3, %1\n\t"
- "sete %2"
- : "+a" (previous), "+m" (storage), "=q" (success)
- : "r" (desired)
- : BOOST_ATOMIC_DETAIL_ASM_CLOBBER_CC_COMMA "memory"
- );
- #endif // defined(BOOST_ATOMIC_DETAIL_ASM_HAS_FLAG_OUTPUTS)
- expected = previous;
- return success;
- }
- #define BOOST_ATOMIC_DETAIL_CAS_LOOP(op, argument, result)\
- storage_type new_val;\
- __asm__ __volatile__\
- (\
- ".align 16\n\t"\
- "1: movq %[arg], %[new_val]\n\t"\
- op " %%rax, %[new_val]\n\t"\
- "lock; cmpxchgq %[new_val], %[storage]\n\t"\
- "jne 1b"\
- : [res] "+a" (result), [storage] "+m" (storage), [new_val] "=&r" (new_val)\
- : [arg] "r" (argument)\
- : BOOST_ATOMIC_DETAIL_ASM_CLOBBER_CC_COMMA "memory"\
- )
- static BOOST_FORCEINLINE storage_type fetch_and(storage_type volatile& storage, storage_type v, memory_order) BOOST_NOEXCEPT
- {
- storage_type res = storage;
- BOOST_ATOMIC_DETAIL_CAS_LOOP("andq", v, res);
- return res;
- }
- static BOOST_FORCEINLINE storage_type fetch_or(storage_type volatile& storage, storage_type v, memory_order) BOOST_NOEXCEPT
- {
- storage_type res = storage;
- BOOST_ATOMIC_DETAIL_CAS_LOOP("orq", v, res);
- return res;
- }
- static BOOST_FORCEINLINE storage_type fetch_xor(storage_type volatile& storage, storage_type v, memory_order) BOOST_NOEXCEPT
- {
- storage_type res = storage;
- BOOST_ATOMIC_DETAIL_CAS_LOOP("xorq", v, res);
- return res;
- }
- #undef BOOST_ATOMIC_DETAIL_CAS_LOOP
- };
- #endif
- #if defined(BOOST_ATOMIC_DETAIL_X86_HAS_CMPXCHG16B)
- template< bool Signed >
- struct operations< 16u, Signed > :
- public cas_based_operations< gcc_dcas_x86_64< Signed > >
- {
- static BOOST_CONSTEXPR_OR_CONST std::size_t storage_size = 16u;
- static BOOST_CONSTEXPR_OR_CONST bool is_signed = Signed;
- };
- #endif // defined(BOOST_ATOMIC_DETAIL_X86_HAS_CMPXCHG16B)
- BOOST_FORCEINLINE void thread_fence(memory_order order) BOOST_NOEXCEPT
- {
- if (order == memory_order_seq_cst)
- {
- __asm__ __volatile__
- (
- #if defined(BOOST_ATOMIC_DETAIL_X86_HAS_MFENCE)
- "mfence\n"
- #else
- "lock; addl $0, (%%esp)\n"
- #endif
- ::: "memory"
- );
- }
- else if ((static_cast< unsigned int >(order) & (static_cast< unsigned int >(memory_order_acquire) | static_cast< unsigned int >(memory_order_release))) != 0u)
- {
- __asm__ __volatile__ ("" ::: "memory");
- }
- }
- BOOST_FORCEINLINE void signal_fence(memory_order order) BOOST_NOEXCEPT
- {
- if (order != memory_order_relaxed)
- __asm__ __volatile__ ("" ::: "memory");
- }
- } // namespace detail
- } // namespace atomics
- } // namespace boost
- #endif // BOOST_ATOMIC_DETAIL_OPS_GCC_X86_HPP_INCLUDED_
|